I. INTRODUCTION
Multichannel SQUID systems based on non-hysteretic dc SQUIDs require a large number of wires between the roomtemperature electronics and the SQUIDs. The number of channels in biomagnetic magnetometers and SQUID-array particle detectors may be several of hundreds resulting in more than a thousand connecting lines. As a consequence, such systems have a large helium boil-off rate, are complex and have a decreased reliability. To reduce the number of wires in multichannel systems, several research groups have developed digital single-chip SQUIDs where the entire flux locked loop (FLL) circuit is integrated with the SQUID chip [l-41. Multiplexing of the channel output signals makes a further reduction of the number of wires possible. Additional advantages of the single-chip approach are the reduced cross talk between the different channels, simpler room temperature electronics and the potential for a very large bandwidth.
Most single-chip digital SQUIDs are based on the concept developed at Fujitsu [5] . The main elements of the device are a comparator, being a hysteretic dc SQUID with asymmetric current injection driven by an external clock and a superconducting up-down counter.
We developed a single-chip SQUID with integrated flux locked loop circuit based on a Double Relaxation Oscillation SQUID (DROS) [6] and a superconducting up-down counter.
We call this a Smart SQUID. The DROS itself acts as an onchip clock, which enables smooth operation at high frequencies resulting in a better sensitivity and a larger bandwidth. We describe the operation principles of the Smart SQUID and present the results of simulations and measurements on the integrated device.
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OPERATION PRINCIPLE OF THE SMART SQUID

A. DROS
A DROS consists of two hysteretic dc SQUIDs in series which are shunted by an external L-R shunt, as shown schematically in Fig. 1 . The signal flux Qsig is applied to the upper SQUID (the signal SQUID) and a constant flux QIef is applied to the other SQUID (the reference SQUID). If the DROS is biased with an appropriate dc bias current I,, relaxation oscillations are generated. The frequency of these oscillations, fRo, depends mainly on the time constant LshlRsh of the relaxation circuit, and amounts to 1 GHz for most practical devices [6, 7] . Only the SQUID with the lowest critical current participates in the relaxation oscillations, whereas the other SQUID remains superconducting at the time. As the critical current of the signal SQUID depends on the signal flux Qsig, it is the signal flux that determines which one of the two SQUIDs oscillates. If Zc,sig(@sig) < the reference SQUID stays superconducting and the signal SQUID oscillates, whereas, if QSig is changed so as to make Ic,sig(Q)sig) > Ic,ref, the reference SQUID oscillates while the signal SQUID is superconducting. This pulsed output of a DROS is particularly suited for digital readout.
B. Smart SQUID
The principle of a Smart SQUID is illustrated in Fig. 2 . The voltage pulses generated by the signal and reference SQUIDs are used as the input for a digital counter which has the role of the integrator in a conventional FLL. Each relaxation oscillation of the signal SQUID or reference SQUID causes the counter output Y to be increased respectively decreased _ . I 1. with one quantization unit 6Y. The output of the counter is fed back to the signal SQUID of the DROS; the counter's quantization unit 6Y corresponds to a step 6Qfi in the feedback flux. The system will adjust itself to the situation where both SQUIDs have the same probability to switch to the voltage state with each subsequent relaxation oscillation. If the signal flux QSig is changed, the system is forced out of this dynamic equilibrium, and consequently only one of the SQUIDs takes part in the relaxation oscillations, which causes the counter output Y to be slewed until a new dynamic equilibrium is reached. Thus, changes in the input flux QSig result in a proportional change of the' output Y. The Smart SQUID behaves like a digital SQUID using the relaxation oscillations as an internal clock.
DROS Counter
If the feedback quantization step is small enough (i.e.
6 @~ (( dS@.-\lf~o, with -\Se the flux noise of the bare DROS), this delta-modulated feedback system will not cause additional ("digital") noise, and the sensitivity of the system is entirely determined by the DROS.
C. Josephson Counter
The counter can be implemented in either semiconducting or in superconducting electronics. Since the counter should be integrated on the same chip as the DROS, it is natural to use the same (i.e. superconducting) technology for both. Instead of a complex digital counter, we chose the relatively simple "Josephson Counter" that is depicted schematically in Fig. 3 . The essence of this counter -which resembles the counters that other groups use for their digital SQUIDs -is that the voltage pulses generated by the DROS are converted to flux pulses in two write gates (up and down gate). These gates are non-hysteretic dc SQUIDs which act as "revolving doors" through which flux quanta are added or subtracted from a superconducting loop with inductance L,,,,,. Fig. 4 shows a numerical simulation of an operating smart SQUID. Initially, the system is in its dynamic equilibrium, and the reference junction and the signal SQUID pulse alternately. Consequently, the current in the counter oscillates around an average value. At f = 100 ns, a flux step of 0.2 @O is applied, disturbing the dynamic equilibrium of the systern. As a result, only the signal SQUID produces pulses, causing the circulating current in the counter -and accordingly the feedback flux -to increase steadily until the system has established a new dynamic equilibrium. At t = 300 ns, a flux step of -0.4 @o is applied and now only the reference SQUID generates pulses in order to restore the dynamic equilibrium. The simulations in Fig. 4 show that the output of the smart SQUID tracks the input flux, which indicates proper operation of the device.
Iv EXPERIMENTAL STUDY O F THE SMART SQUID
A. ChipLayout
To investigate the smart SQUID in practice, a fully operational prototype was designed, fabricated and characterized. The design parameters were chosen on the basis of the numerical simulations discussed in the preceding section. Fig. 5 shows a micrograph of a complete integrated sensor. The devices, having a minimum feature size of 4 ym, were fabricated using our standard Nb/A10, thin film process. For testing purposes, also separate elements of the smart SQUID, such as the DROS, the Josephson counter or 
B. Measurements
Four smart DROSs have been characterized experimentally. The devices were shielded from external noise sources by means of a superconducting Nb shielding, and all electrical connections between the room temperature electronics and the smart DROSs were low pass filtered for RFI suppression. The readout SQUID was operated in a simple flux locked loop based on direct voltage readout without flux modulation.
In The slope of the characteristics in Fig. 6 is &Do,t/a@sig = 3.9. The value of &Dout/&Dsig, averaged over all four of the characterized devices, was <d@o,t/a@sig> = 3.95, with a maximum deviation of &2%, which is in good agreement with the value O f h'fread,efflMfD,eff 1 4.0.
Trace ( The bandwidth and the slew rate of the smart DROS prototype could not be determined, since these performance parameters were limited by the flux locked loop circuitry of the readout S Q U I D , having a bandwidth of about 20 kHz.
V DISCUSSION AND CONCLUSIONS
The results in Section IV show that the smart DROS works in practice as well as in theory. The energy sensitivity of the presented prototype, E = 2000 h (~i , ,~ = 1150 h), is better than that of the original Fujitsu single-chip SQUID almost by a factor of two. However, the presented prototype still needs some fine-tuning to become a real practical device.
For instance, the relaxation frequency could be increased to -1 GHz in order to increase the sensitivity, the bandwidth and the slew rate. Furthermore, a new design for the storage inductor and the intermediate flux transformers can improve the dynamic range of the device considerably. However, these modifications do not eliminate the bottleneck of the prototype, constituted by the readout SQUID. Because of this readout SQUID, the initial aim of the smart DROS, viz. operation without external flux locked loop electronics, has not been accomplished yet. At present, we are studying alternative readout schemes to get around this situation.
The smart DROS could for instance be read out in the same way as the Fujitsu single-chip SQUID by counting the output voltage pulses of the DROS with a room temperature bidirectional counter. Cryogenic pre-amplification of the voltage pulses, for instance with a high electron mobility transistor (HEMT), might be necessary in this case.
As mentioned in Section III(C), the counter of the smart DROS could also be implemented using semiconductor electronics. A smart DROS based on such a semiconducting counter would generate an output voltage which varies linearly with the input flux. As it is not straightforward to integrate the superconducting and the semiconducting elements of such a "hybrid" smart DROS on a single chip, it would consist of several discrete components, which increases the system complexity. However, the number of wires between room temperature and the SQUIDs in a multichannel system could be reduced drastically with this configuration.
Further development of the smart D R O S , following the recommendations above, offers the perspective of a very sensitive, fast and versatile SQUID sensor.
